AD9446BSVZ-100

MSPS ADC, QFP, 100 MSPS

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~10.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~10.00

PartNumber:: AD9446BSVZ-100

Brand:: Analog Devices - ADI | Pack: QFP | D/C: 07+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. DINGXING's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-07-26

From Other Seller

Part Number:AD9446BSVZ-100
US $1.00 - 10.00
iphone5 data cable

US $4.00 - 5.00 / Piece
(0) Remove
STRG6653

US $1.20 - 2.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The AD9446BSVZ-100 is a 16-bit, monolithic, sampling analog-to-digital converter (ADC) with an on-chip track-and-hold circuit. It is optimized for performance, small size, and ease of use. The AD9446BSVZ-100 operates up to a 100 MSPS, providing superior SNR for instrumentation, medical imaging, and radar receivers employing baseband (<100 MHz) IF frequencies.

Parametrics

AD9446BSVZ-100 absolute maximum ratings: (1)AVDD1, AGND: -0.3 V to +4 V; (2)AVDD2, AGND: -0.3 V to +6 V; (3)DRVDD, DGND: -0.3 V to +4 V; (4)AGND, DGND: -0.3 V to +0.3 V; (5)AVDD1, DRVDD: -4 V to +4 V; (6)AVDD2, DRVDD: -4 V to +6 V; (7)AVDD2, AVDD1:-4 V to +6 V; (8)D0± to D15±, DGND: –0.3 V to DRVDD + 0.3 V; (9)CLK+/CLK-, AGND: –0.3 V to AVDD1 + 0.3 V; (10)VIN+, VIN-, AGND: –0.3 V to AVDD2 + 0.3 V; (11)SENSE, AGND: –0.3 V to AVDD1 + 0.3 V; (12)REFT, REFB, AGND: –0.3 V to AVDD1 + 0.3 V.

Features

AD9446BSVZ-100 features: (1)100 MSPS guaranteed sampling rate (AD9446-100); (2)83.6 dBFS SNR with 30 MHz input (3.8 V p p input, 80 MSPS); (3)82.6 dBFS SNR with 30 MHz input (3.2 V p-p input, 80 MSPS); (4)89 dBc SFDR with 30 MHz input (3.2 V p-p input, 80 MSPS); (5)95 dBFS 2-tone SFDR with 9.8 MHz and 10.8 MHz (100 MSPS)60 fsec rms jitter; (6)2.0 V p-p to 4.0 V p-p differential full-scale input; (7)Buffered analog inputs; (8)LVDS outputs (ANSI-644 compatible) or CMOS outputs; (9)Data format select (offset binary or twos complement); (10)Output clock available; (11)3.3 V and 5 V supply operation.